

L Number	Hits	Search Text	DB	Time stamp
-	60909	cach\$4	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/10/10 16:04
-	977736	trac\$4	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/10/10 16:10
-	0	evivt\$4	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/10/10 16:05
-	311587	replacement	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/10/10 16:05
-	657	evict\$4	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/10/10 16:05
-	275	cach\$4 same trac\$4 same (replacement or evict\$4)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/10/10 17:25
-	81	(cach\$4 same trac\$4 same (replacement or evict\$4)) and counter	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/10/10 16:07
-	22	(cach\$4 same trac\$4 same (replacement or evict\$4)) same counter	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/10/10 16:07
-	220788	trace or tracing	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/10/10 16:10
-	32	cach\$4 same (trace or tracing) same (replacement or evict\$4)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/10/10 16:40
-	17	cach\$4 same (trace or tracing) same (filter\$5)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/10/10 17:21
-	3	(cach\$4 near2 (trace or tracing)) same (filter\$5)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/10/10 17:24
-	7	(cach\$4 near2 (trace or tracing)) same (replacement or evict\$4)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/10/10 17:38
-	3	((cach\$4 near2 (trace or tracing)) same (replacement or evict\$4)) and threshold	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/10/10 17:38

-	182	cach\$4 near2 (trace or tracing)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/10/11 18:00
-	182	cach\$4 near2 (trace or tracing)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/10/11 18:00
-	0	(cach\$4 near2 (trace or tracing)) and replcement	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/10/11 18:01
-	49	(cach\$4 near2 (trace or tracing)) and replacement	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/10/15 14:07

Welcome to IEEE Xplore™

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account

 Print Format

Your search matched 32 of 803811 documents.

Results are shown 15 to a page, sorted by publication year in descending order.

You may refine your search by editing the current search expression or entering a new one the text box.

Then click Search Again.

Results:

Journal or Magazine = JNL Conference = CNF Standard = STD

1 On augmenting trace cache for high-bandwidth value prediction*Sang-Jeong Lee; Pen-Chung Yew*

Computers, IEEE Transactions on , Volume: 37 Issue: 9 , Sept. 2002

Page(s): 1074 -1088

[\[Abstract\]](#) [\[PDF Full-Text \(4378 KB\)\]](#) JNL

2 A mathematical model of trace cache*Hossain, A.; Pease, D.J.; Burns, J.S.; Parveen, N.*

Application-Specific Systems, Architectures and Processors, 2002.

Proceedings. The IEEE International Conference on , 2002

Page(s): 151 -162

[\[Abstract\]](#) [\[PDF Full-Text \(320 KB\)\]](#) CNF

3 Power-efficient trace caches*Hu, J.S.; Vijaykrishnan, N.; Kandemir, A.; Irwin, A.J.*

Design, Automation and Test in Europe Conference and Exhibition, 2002.

Proceedings , 2002

Page(s): 1091

[\[Abstract\]](#) [\[PDF Full-Text \(274 KB\)\]](#) CNF

4 An analytical model for trace cache instruction fetch performance*Hossain, A.; Pease, D.J.*

Computer Design, 2001. ICCD 2001. Proceedings. 2001 International

Conference on , 2001

Page(s): 477 -480

[\[Abstract\]](#) [\[PDF Full-Text \(256 KB\)\]](#) CNF

5 Filtering techniques to improve trace-cache efficiency*Rosner, R.; Mendelson, A.; Ronen, R.*

Parallel Architectures and Compilation Techniques, 2001. Proceedings.

2001 International Conference on , 2001

Page(s): 37 -48

[\[Abstract\]](#) [\[PDF Full-Text \(1080 KB\)\]](#) CNF

6 Evaluating trace cache on moderate-scale processors

Sato, T.

Computers and Digital Techniques, IEE Proceedings- , Volume: 147

Issue: 6 , Nov. 2000

Page(s): 369 -374

[\[Abstract\]](#) [\[PDF Full-Text \(532 KB\)\]](#) JNL

7 Completion time multiple branch prediction for enhancing trace cache performance

Rakvic, R.; Black, B.; Shen, J.P.

Computer Architecture, 2000. Proceedings of the 27th International Symposium on , 2000

Page(s): 47 -58

[\[Abstract\]](#) [\[PDF Full-Text \(924 KB\)\]](#) CNF

8 Trace cache redundancy: red and blue traces

Ramirez, A.; Larriba-Pey, J.L.I.; Valero, M.

High-Performance Computer Architecture, 2000. HPCA-6. Proceedings.

Sixth International Symposium on , 1999

Page(s): 325 -333

[\[Abstract\]](#) [\[PDF Full-Text \(104 KB\)\]](#) CNF

9 Evaluation of design options for the trace cache fetch mechanism

Patel, S.J.; Friendly, D.H.; Patt, Y.N.

Computers, IEEE Transactions on , Volume: 48 Issue: 2 , Feb. 1999

Page(s): 193 -204

[\[Abstract\]](#) [\[PDF Full-Text \(948 KB\)\]](#) JNL

10 A trace cache microarchitecture and evaluation

Rotenberg, E.; Bennett, S.; Smith, J.E.

Computers, IEEE Transactions on , Volume: 48 Issue: 2 , Feb. 1999

Page(s): 111 -120

[\[Abstract\]](#) [\[PDF Full-Text \(788 KB\)\]](#) JNL

11 The effect of program optimization on trace cache efficiency

Howard, D.L.; Lipasti, M.H.

Parallel Architectures and Compilation Techniques, 1999. Proceedings.

1999 International Conference on , 1999

Page(s): 256 -261

[\[Abstract\]](#) [\[PDF Full-Text \(108 KB\)\]](#) CNF

12 The block-based trace cache

Black, B.; Rychlik, B.; Shen, J.P.
Computer Architecture, 1999. Proceedings of the 26th International
Symposium on , 1999
Page(s): 196 -207

[\[Abstract\]](#) [\[PDF Full-Text \(192 KB\)\]](#) [CNF](#)

13 Iterative cache simulation of embedded CPUs with trace stripping
Wu, Z.; Wolf, W.
Hardware/Software Codesign, 1999. (CODES '99) Proceedings of the
Seventh International Workshop on , 1999
Page(s): 95 -99

[\[Abstract\]](#) [\[PDF Full-Text \(364 KB\)\]](#) [CNF](#)

14 Combining trace sampling with single pass methods for efficient
cache simulation
Conte, T.M.; Hirsch, M.A.; Hwu, W.-M.W.
Computers, IEEE Transactions on , Volume: 47 Issue: 6 , June 1998
Page(s): 714 -720

[\[Abstract\]](#) [\[PDF Full-Text \(172 KB\)\]](#) [JNL](#)

15 Improving trace cache effectiveness with branch promotion and
trace packing
Patel, S.J.; Evers, M.; Patt, Y.N.
Computer Architecture, 1998. Proceedings. The 25th Annual International
Symposium on , 1998
Page(s): 262 -271

[\[Abstract\]](#) [\[PDF Full-Text \(92 KB\)\]](#) [CNF](#)

1 2 3 [\[Next\]](#)

[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#)
[Join IEEE](#) | [Web Account](#) | [New this week](#) | [OPAC Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#)
[No Robots Please](#) | [Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)

Copyright (C) 2002 IEEE ? All rights reserved

Welcome to IEEE Xplore™

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account



Your search matched 32 of 803811 documents.

Results are shown 15 to a page, sorted by publication year in descending order.

You may refine your search by editing the current search expression or entering a new one the text box.

Then click Search Again.

(trace <and> cache) <in> ti

Search Again

Results:

Journal or Magazine = JNL Conference = CNF Standard = STD

16 Putting the fill unit to work: dynamic optimizations for trace cache microprocessors

Friendly, D.H.; Patel, S.J.; Patt, Y.N.

Microarchitecture, 1998. MICRO-31. Proceedings. 31st Annual ACM/IEEE International Symposium on , 1998

Page(s): 173 -181

[\[Abstract\]](#) [\[PDF Full-Text \(96 KB\)\]](#) CNF

17 Alternative fetch and issue policies for the trace cache fetch mechanism

Friendly, D.H.; Sanjay Jeram Patel; Patt, Y.N.

Microarchitecture, 1997. Proceedings., Thirtieth Annual IEEE/ACM International Symposium on , 1997

Page(s): 24 -33

[\[Abstract\]](#) [\[PDF Full-Text \(912 KB\)\]](#) CNF

18 Compressing address trace data for cache simulations

Fox, A.; Grun, T.

Data Compression Conference, 1997. DCC '97. Proceedings , 1997

Page(s): 439

[\[Abstract\]](#) [\[PDF Full-Text \(60 KB\)\]](#) CNF

19 Trace cache: a low latency approach to high bandwidth instruction fetching

Rotenberg, E.; Bennett, S.; Smith, J.E.

Microarchitecture, 1996. MICRO-29.Proceedings of the 29th Annual IEEE/ACM International Symposium on , 1996

Page(s): 24 -34

[\[Abstract\]](#) [\[PDF Full-Text \(1236 KB\)\]](#) CNF

20 Efficient trace-sampling simulation techniques for cache performance analysis

Tien-Fu Chen

Simulation Symposium, 1996., Proceedings of the 29th Annual , 1996
Page(s): 54 -63

[\[Abstract\]](#) [\[PDF Full-Text \(900 KB\)\]](#) CNF

21 **Representative traces for processor models with infinite cache**
Iyengar, V.S.; Trevillyan, L.H.; Bose, P.
High-Performance Computer Architecture, 1996. Proceedings., Second
International Symposium on , 1996
Page(s): 62 -72

[\[Abstract\]](#) [\[PDF Full-Text \(896 KB\)\]](#) CNF

22 **A trace-driven simulator for performance evaluation of
cache-based multiprocessor systems**
Prete, C.A.; Prina, G.; Ricciardi, L.
Parallel and Distributed Systems, IEEE Transactions on , Volume: 6
Issue: 9 , Sept. 1995
Page(s): 915 -929

[\[Abstract\]](#) [\[PDF Full-Text \(1336 KB\)\]](#) JNL

23 **Empirical study of parallel trace-driven LRU cache simulators**
Nicol, D.; Carr, E.
Parallel and Distributed Simulation, 1995. (PADS'95), Proceedings.,
Ninth Workshop on (Cat. No.95TB8096) , 1995
Page(s): 166 -169

[\[Abstract\]](#) [\[PDF Full-Text \(336 KB\)\]](#) CNF

24 **Massively parallel algorithms for trace-driven cache simulations**
Nicol, D.M.; Greenberg, A.G.; Lubachevsky, B.D.
Parallel and Distributed Systems, IEEE Transactions on , Volume: 5
Issue: 8 , Aug. 1994
Page(s): 849 -859

[\[Abstract\]](#) [\[PDF Full-Text \(1000 KB\)\]](#) JNL

25 **A comparison of trace-sampling techniques for multi-megabyte
caches**
Kessler, R.E.; Hill, M.D.; Wood, D.A.
Computers, IEEE Transactions on , Volume: 43 Issue: 6 , June 1994
Page(s): 664 -675

[\[Abstract\]](#) [\[PDF Full-Text \(1240 KB\)\]](#) JNL

26 **Comments on "Synthetic traces for trace-driven simulation of
cache memories"**
Mahmud, S.M.
Computers, IEEE Transactions on , Volume: 43 Issue: 1 , Jan. 1994
Page(s): 125 -126

[\[Abstract\]](#) [\[PDF Full-Text \(124 KB\)\]](#) [JNL](#)

27 **Corrigendum to 'synthetic traces for trace-driven simulation of cache memories'**

Thiebaut, D.; Wolf, J.; Stone, H.

Computers, IEEE Transactions on , Volume: 42 Issue: 5 , May 1993

Page(s): 635 -636

[\[Abstract\]](#) [\[PDF Full-Text \(164 KB\)\]](#) [JNL](#)

28 **Synthetic traces for trace-driven simulation of cache memories**

Thiebaut, D.; Wolf, J.L.; Stone, H.S.

Computers, IEEE Transactions on , Volume: 41 Issue: 4 , April 1992

Page(s): 388 -410

[\[Abstract\]](#) [\[PDF Full-Text \(1584 KB\)\]](#) [JNL](#)

29 **Trace-driven simulations for a two-level cache design of open bus systems**

Bugge, H.O.; Kristiansen, E.H.; Bakka, B.O.

Computer Architecture, 1990. Proceedings., 17th Annual International Symposium on , 1990

Page(s): 250 -259

[\[Abstract\]](#) [\[PDF Full-Text \(900 KB\)\]](#) [CNF](#)

30 **Parallel trace-driven cache simulation by time partitioning**

Heidelberger, P.; Stone, H.S.

Simulation Conference, 1990. Proceedings., Winter , 1990

Page(s): 734 -737

[\[Abstract\]](#) [\[PDF Full-Text \(432 KB\)\]](#) [CNF](#)

[\[Prev\]](#) [1](#) [2](#) [3](#) [\[Next\]](#)

[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#)
[Join IEEE](#) | [Web Account](#) | [New this week](#) | [OPAC Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#)
[No Robots Please](#) | [Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)